Yes, in usual closely coupled SMP systems.
> 2. Does the SMP kernel handle the cache coherence
In its own ways, yes. It is relying on hardware doing
it in major part.
> 3. What should I do if both of them don't handle cache
Report the issue with lots of technical details
on email@example.com, and possibly continue
- What machine, whose motherboard ?
- How much memory ?
- What steppings are the processors ? (not same ?)
- How you configured the kernel ?
(Not quite the entire .config file, just first
50 lines or so telling processor details.)
And most importantly:
- Describe why do you suspect there is cache-coherence
problem in the system ? In the kernel side, or
in your application ? How it is manifesting itself ?
> Frank Samuel
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to firstname.lastname@example.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/